## JAPANESE PATENT OFFICE PATENT JOURNAL

KOKAI PATENT APPLICATION NO. HEI 3[1991]-136345

Int. Cl.5:

H 01 L 21/68

Sequence Nos. for Office Use:

7454-5F

Application No.:

Hei 1[1989]-275217

Application Date:

October 23, 1989

Publication Date:

June 11, 1991

No. of Claims:

1 (Total of 7 pages)

Examination Request:

Not requested

SEMICONDUCTOR WAFER PROCESSING DEVICE

Inventors:

Makoto Yoshida Fujitsu Denki K.K. 1-1 Nitta Tanabe,

Kawasaki-ku

Kawasaki-shi, Kanagawa-

ken

Applicant:

Fujitsu Electric Co.,

Ltd.

1-1 Nitta Tanabe,

Kawasaki-ku Kawasaki-shi, Kanagawa-ken

Agent:

Isao Yamaguchi, patent

attorney

[There are no amendments to this patent.]

## Claim

[The present invention concerns] a semiconductor wafer processing device for a processing system that processes the surface of semiconductor wafers one at a time, and is a semiconductor wafer processing device characterized in that, along with being equipped with a heating means that preheats the semiconductor wafer before the surface processing, a cooling means that cools the semiconductor wafer after the surface processing, and a wafer-raising and lowering mechanism that, along with having the function of holding the semiconductor wafer and advancing and retracting, raising and lowering, and rotating horizontally, takes the semiconductor wafer before the surface processing from outside said vacuum vessel to within said vessel, and a transport mechanism that delivers the semiconductor wafer to a wafer stage inside the above-mentioned processor reaction chamber after preheating by means of the above-mentioned heating means, is installed in a closed condition without mutual partitions being provided between each other within a single vacuum vessel that is transported by a vacuum gate valve to a processor reaction chamber wherein surface processing is executed on a semiconductor wafer, with wafer raising and lowering mechanisms on which the semiconductor wafer is carried and which move the semiconductor wafer in the vertical and horizontal directions beneath said heating means and cooling means, respectively, and said vacuum vessel is formed so that it is able to be connected in an airtight manner to a cassette chamber, which accommodates a cassette in which the semiconductor wafers

are carried, at the heating means on the side opposite the transport mechanism.

# Detailed explanation of the invention

Industrial application field

This invention relates to an [illegible] processing type of semiconductor wafer processing device which conducts surface processing such as thin-film formation and etching by means of plasma CVD and the like one wafer at a time on semiconductor wafers (hereinafter, simply called wafer).

## Prior art

A design example of the semiconductor wafer processing device used until now is shown in Figure 6. In the Figure, (1) is the processor reaction chamber, (2) is a plasma-generating chamber wherein a magnetron (4) used as a microwave generator is connected by waveguide (3) and the excitation coil (5) is installed on the circumference of the chamber; (6) is a load-and-lock chamber that is connected by the vacuum gate valve (7) to the processor reaction chamber (1); (8) is a vacuum gate valve that gates the load-and-lock chamber (6) and the atmosphere; (9, 10) are vacuum exhaust systems that are connected to the processor reaction chamber (1) and the load-and-lock chamber (6), respectively; (11) is a wafer-support mechanism provided with, for example, an electrostatic chuck (12), which is inside the processor reaction chamber (1) facing opposite the plasma-

generating chamber (2); and (13) is a cassette in which a plurality of semiconductor wafers (14) are accommodated.

14,000

With this type of design, the processor reaction chamber (1) and the plasma-generating chamber (2) are evacuated, the microwaves that are generated by the magnetron (4) are transmitted through the waveguide (3) in a condition with the raw material gas carrier gas used for plasma generating corresponding to the purposes supplied from an external source to within the plasma-generating chamber (2), and by means of applying a magnetic field by flowing current through the excitation coil (5), an ECR plasma is generated within the plasma-generating chamber.

Before this is started, one wafer is sent to inside the processor reaction chamber (1) by means of a transport mechanism present later and accepted and held in the wafer support mechanism (11). In other words, first,  $N_2$  gas is introduced to within the load-and-lock chamber (6) through a conduit that is not illustrated from an external section, and the inside of the chamber is restored to atmospheric pressure. Next, the vacuum gate valve (8) is opened, and after the transport mechanism (15) transports the wafer (14) from the cassette (13) in which the unprocessed wafers are accommodated to inside the single piece handling load-and-lock chamber (6) and rotates, it stands by facing in the direction of the processor reaction chamber (1). Here, the load-and-lock chamber is again held in a vacuum condition by means of the vacuum exhaust system (10), and when the pressure of the load-and-lock chamber (6) reaches a vacuum pressure that is equal to that of the processor reaction chamber (1) the vacuum gate valve (7) is opened, the above-mentioned transport mechanism (15) places the wafer (14) inside the

processor reaction chamber (1), and along with the wafer-support mechanism (11) being delivered inside the chamber, the vacuum gate valve (7) is again closed.

If an ECR plasma is generated as mentioned before while sending a film-forming raw material gas such as, for example, silane gas, inside the processor reaction chamber (1) in this condition, this plasma is forced into the processor reaction chamber (1), the above-mentioned silane gas is activated, and due to the action of the activated [illegible] that was generated by this means, various thin films of different silicon groups are formed by means of the [illegible] of the carrier gas on the surface of the wafer (14).

On the other hand, when the prescribed wafer processing is completed, the wafer (14) is returned to the cassette (13) from the wafer-support mechanism (11) by a routine that is opposite of the above-mentioned insertion operation, and following that, the processing operation for the next wafer is conducted. Also, when the processing is completed for all of the wafers (14) that are accommodated within the cassette (13), after again releasing the vacuum gate valve (8) of the load-and-lock chamber (6), the cassette (13) is taken outside the chamber, the next cassette is inserted in its place, and the wafer processing is conducted by the same type of operations as mentioned above.

# Problems to be solved by the invention

However, the unprocessed wafers are exposed to the atmosphere in this type of plasma CVD device, moisture is adhered and other impure gases are adhered, and in the event the processing is conducted in that condition, voids and the like are

generated, the film quality of the film made drops, and the yield and quality of the wafers is deteriorated. The wafer is at a high temperature (about 200°C) immediately after being processed with this type of a plasma CVD device or the like, and also, frequently it is the case that polypropylene is used in the material for the cassette used in the conventional [illegible] device and the like, and there was the problem that if [the wafer] was transferred as is immediately to the cassette, the cassette was deformed. In order to eliminate this problem, the inventors of this invention previously proposed a semiconductor wafer processing device that was equipped with a preheating chamber which housed a heating means such as an integral heater or the like, and a cooling means that accommodated a cooling stage based on water cooling or the like. The semiconductor wafer processing device according to this proposal is one wherein, along with a preheating chamber being connected by a vacuum gate valve (8) to the cassette (13) side of the load-and-lock chamber (6) in Figure 6, a cooling chamber was connected by a vacuum gate valve with the load-and-lock chamber (6) in a direction perpendicular to the face of the paper of Figure 6, but during the preheating of a semiconductor wafer, a wafer for which the surface processing had been completed could not be transported out to inside the cassette (13), the vacuum gate valve had to be opened every time to mutually deliver a wafer between the preheating chamber, the load-and-lock chamber, and the cooling chamber, and because of the lost time required in the opening and closing operations for the vacuum gate valve, in the event this type of device was used on a practical mass production scale, there was a problem generated in the throughput.

The purpose of this invention is to solve these problems and to offer a semiconductor wafer processing device in which film forming with excellent film quality is possible.

Means to solve the problems

In order to solve the above-mentioned problems, in this invention, a semiconductor wafer processing device for an [illegible] processing system that processes the surface of semiconductor wafers one at a time, along with being equipped with a heating means that preheats the semiconductor wafer before the surface processing, a cooling means that cools the semiconductor wafer after the surface processing, and a wafer-raising and lowering mechanism that, along with having the function of holding the semiconductor wafer and advancing and retracting, raising and lowering, and rotating horizontally, take the semiconductor wafer before the surface processing from outside said vacuum vessel to within said vessel, and a transport mechanism delivers the semiconductor wafer after preheating by means of the above-mentioned heating means to a wafer stage inside the above-mentioned processor reaction chamber, is installed in a closed condition without mutual partitions being provided between semiconductor wafer and transport mechanism within a single vacuum vessel that is transported by a vacuum gate valve to a processor reaction chamber wherein surface processing is executed on a semiconductor wafer, and with waferraising and lowering mechanisms on which the semiconductor wafer is carried and which move the semiconductor wafer in the vertical and horizontal directions beneath said heating means and cooling means, respectively. Said vacuum vessel is formed so that it is

able to be connected in an airtight manner to a cassette chamber, which accommodates a cassette in which the semiconductor wafers are carried, at the heating means on the side opposite the transport mechanism.

## Function

First, in order to facilitate the understanding of the operation, an explanation is given in regard to the operating routine for a semiconductor wafer processing device that is constructed according to the above-mentioned means.

First, the inside of a cassette chamber that is connected by a vacuum gate valve to the atmosphere side of a vacuum chamber that constructs a load-and-lock chamber is returned to atmospheric pressure and installed. After installation, evacuation is conducted. With the load-and-lock chamber and the connected vacuum gate valve in a released condition, a single wafer is taken out from the cassette by means of a transport mechanism within the load-and-lock chamber, is set inside the load-and-lock chamber, and at a heating zone wherein a heating means is arranged, is delivered to a wafer-raising and lowering mechanism that is installed beneath said heating means. During wafer processing, the transport mechanism again removes a single wafer from the cassette chamber and delivers it to the raising and lowering mechanism of the heating zone. Next, the waferraising and lowering mechanism moves to the optimum heating position of the heating zone and conducts the heating process. After the process is completed, the wafer-raising and lowering mechanism lowers to the delivery position and delivers the wafer to the above-mentioned transport mechanism. The transport

mechanism to which a wafer has been delivered rotates, and stands by facing the processor reaction chamber, the vacuum gate valve that is connected to the processor reaction chamber is opened, and after the wafer that is standing by is transferred to within the processor reaction chamber, it is delivered to the wafer—support mechanism that is installed within the chamber. Here the transport mechanism returns to inside the load—and—lock chamber and after the vacuum gate valve is closed, the prescribed wafer processing is conducted inside the processor reaction chamber. During wafer processing, the transport mechanism again removes a single wafer from the cassette chamber and delivers it to the wafer—raising and lowering mechanism of the heating zone. Next, the wafer—raising and lowering mechanism is moved to the optimum heating position of the heating zone, the wafer is preheated, and stands by.

When the wafer processing is completed, the processed wafer is moved to the load-and-lock chamber from the processor reaction chamber by a routine that is the opposite of the above-mentioned insertion operation. The above-mentioned transport mechanism delivers it to the wafer-raising and lowering mechanism that is installed beneath the cooling means within the cooling zone that is installed within the load-and-lock chamber; the wafer-raising and lowering mechanism moves to the optimum position of the cooling zone and [the wafer] is cooled. Furthermore, the transport mechanism takes the wafer from the wafer-raising and lowering mechanism of the heating zone, and delivers it to the wafer-support mechanism within the processor reaction chamber in the same manner as mentioned above. Here, the prescribed wafer processing is conducted again, the transport mechanism again takes a single wafer from the cassette chamber, and delivers it

to the wafer-raising and lowering mechanism of the heating zone. Here, the wafer-raising and lowering mechanism moves to the optimum position of the heating zone; the wafer is preheated, and stands by.

After the wafer-raising and lowering mechanism of the heating zone has completed moving to the prescribed position, the transport mechanism takes a wafer from the wafer-raising and lowering mechanism of the cooling zone, passes beneath the wafer-raising and lowering mechanism of the heating zone, and inserts it at the same position as the position from which it was taken from the cassette within the cassette chamber.

In the same manner, the processes are repeated for the designed number of wafers. In this way, according to the device mechanism of this invention, in the wafer transporting process, the cassette chamber, the load-and-lock chamber, and the processor reaction chamber are always maintained at a vacuum and are not opened to the atmosphere side, there is almost no absorption of moisture, insertion of impure gases, or intrusion of debris from external sections, and the inside of the chambers are maintained in a very clean condition.

By this means, even though a wafer is delivered within the processor reaction chamber, there is almost no carrying of foreign substances such as dust from external sections to inside the processor reaction chamber, the moisture on the wafer is removed by means of preheating, and the quality of the thin films that are formed in the wafer can be improved by a wide margin. Also, one can get by with a minimum of opening and closing operations of the vacuum gate valve between each chamber, which becomes the origin of lost time generation in the wafer transporting process, and because the entire chamber is always

under a vacuum condition, the operations of returning to atmospheric pressure and again evacuating become unnecessary, and along with the lost time being eliminated, a sequential process, wherein the wafers on which the cooling process has been completed can be transported out to the cassette during the preheating [of another wafer], becomes possible, the required time for a single series of wafer transport processes are greatly shortened, and an increase in the throughput can be accomplished.

## Application examples

Figure 1 is a plan view showing one application example of a semiconductor wafer processing device mechanism of this invention; Figure 2 is a vertical cross-sectional view of the device in Figure 1 through line (A-A), and Figure 3 is a vertical cross-sectional view of the device in Figure 1 along line (A-B). Also, Figures 4 and 5 are cross-sectional views along lines (C-C) and (D-D) in Figures 2 and 3, respectively, and the same components corresponding to Figure 6 have the same keys applied.

First, in Figure 1, the load-and-lock chamber (26) is connectively installed by a vacuum gate valve (7) to the side of the processor reaction chamber (1), and the transport mechanism (15), heating zone (16), and cooling zone (17) are installed within the load-and-lock chamber (26). Also, the cassette chamber (18) is continuously connected to the load-and-lock chamber (26) by vacuum gate valve (19), and is partitioned from the room outside the atmosphere side by means of vacuum gate valve (8). As shown in Figure 2, the feed mechanism (20) which feeds one pitch at each stage of the cassette (13) and the vacuum exhaust system (21) are provided in the above-mentioned cassette chamber (18);

the load-and-lock chamber (26) is equipped with the heating means (22) that is formed as a integral heater and the wafer-raising and lowering mechanism in (23), and as is shown in Figure 3, a cooling stage (24) based on water cooling and a wafer-raising and lowering mechanism (23) are installed inside the load-and-lock chamber (26).

Next, an explanation is given following the routine for the transporting and processing operations for a wafer in the semiconductor wafer processing device comprising the abovementioned construction.

First, the cassette chamber (18) (Figure 2) is returned to atmospheric pressure, and the cassette (13) is inserted. After insertion, evacuation is conducted by means of the vacuum exhaust system (21). Next, the vacuum gate valve (19) is opened, and the transport mechanism (15) takes a single wafer (14) from the cassette (13) inside the cassette chamber (18), and delivers it to the wafer-raising and lowering mechanism (23). The waferraising and lowering mechanism (23) raises the wafer (14) to the optimum position with the heating means (22), makes contact, and here preheating is conducted by means of the heating means (22). After the preheating process is completed, the wafer-raising and lowering mechanism (23) lowers, the wafer (14) is again delivered to the transport mechanism (15), and next, the transport mechanism (15) rotates, faces the processor reaction chamber (1) and stands by, and when the vacuum gate valve (7) is opened, it advances and delivers the wafer (14) to the wafer support mechanism (11) that is installed inside the processor reaction chamber (1), and after retracting, the above-mentioned vacuum gate valve (7) closes. Here, the prescribed wafer processing is conducted.

On the other hand, during wafer processing, the transport mechanism (15) again takes a single wafer (14) by the above-mentioned same routine from the cassette (13), and delivers the wafer to the wafer-raising and lowering mechanism (23) of the above-mentioned preheating zone (16). Here, the wafer-preheating process is conducted. The transport mechanism (15) that has delivered the wafer stands by in a condition facing the processor reaction chamber (1). When the wafer processing is completed, the transport mechanism (15) removes the wafer (14) for which the processing is completed by a routine the opposite of the above-mentioned insertion operation. The wafer (14) that has been transported out is moved to the cooling zone (17) (Figure 1, Figure 3) by means of the above-mentioned transport mechanism (15), and is delivered to the wafer-raising and lowering mechanism (23). Here, the wafer (14) is cooled by means of the cooling stage (24). Also, the transport mechanism (15) that has delivered the wafer (14) to the cooling zone (17) feeds a wafer (14) that has been treated by the heating zone (16) by the above-mentioned same routine to the wafer-support mechanism (11) within the processor reaction chamber (1). Here, the prescribed wafer process is again conducted. Next, the transport mechanism (15) again takes a single wafer (14) by the above-mentioned same routine from the cassette (13), and delivers the wafer to the wafer-raising and lowering mechanism (23) of the above-mentioned preheating zone (16). Here, the preheating is conducted. Next, the transport mechanism (15) takes the wafer (14) that

Next, the transport mechanism (15) takes the wafer (14) that has been cooled from the wafer-raising and lowering mechanism (23) of the cooling zone (17), and removes it beneath the wafer table of the wafer-raising and lowering mechanism (23) of the

cooling zone (16), and inserts it into the same position of the cassette (13) as the position from which it was removed.

After that, the processing for the prescribed number of components are repeated in the same manner.

## Effect of the invention

As was presented above, in this invention, an [illegible] processing type of semiconductor wafer processing device which processes semiconductor wafers one at a time, along with being equipped with a heating means that preheats the semiconductor wafer before the surface processing, a cooling means that cools the semiconductor wafer after the surface processing, and a wafer-raising and lowering mechanism that, along with having the function of holding the semiconductor wafer and advancing and retracting, raising and lowering, and rotating horizontally, takes the semiconductor wafer before the surface processing from outside said vacuum vessel to within said vessel, and a transport mechanism delivers the semiconductor wafer after preheating by means of the above-mentioned heating means to a wafer stage inside the above-mentioned processor reaction chamber, is installed in the closed condition without mutual partitions being provided between transport mechanism and semiconductor wafer, and within a single vacuum vessel that is transported by a vacuum gate valve to a processor reaction chamber wherein surface processing is executed on a semiconductor wafer, and with wafer-raising and lowering mechanisms on which the semiconductor wafer is carried and which move the semiconductor wafer in the vertical and horizontal directions beneath said heating means and cooling means, respectively. Since it is a device wherein the

said vacuum vessel is formed so that it is able to be connected in an airtight manner to a cassette chamber, which accommodates a cassette in which the semiconductor wafers are carried, at the heating means on the side opposite the transport mechanism, in the wafer transporting process, the cassette chamber, load-and-lock chamber and processor reaction chamber are always maintained at a vacuum, there is no release to the atmospheric. side, there is almost no moisture adhesion, impure gas adhesion, and intrusion of dust from external sections, and the inside of the chamber is maintained in a high state of cleanliness. By this means, even though the wafer is delivered between [stages] within the processor reaction chamber, the carrying of foreign substances such as dust from external sections to within the processor reaction chamber is almost eliminated. Also, because the surface processing is conducted in a condition wherein the moisture that has adhered to the wafer is removed due to preheating by means of a heating means, the film quality of the thin film that is formed on the wafer is improved, and this film quality becomes possible by means of wafer-raising and lowering mechanisms that are respectively installed beneath a heating means and a cooling means, and a minimum of opening and closing operations of the vacuum gate valves. By means of a sequential processing which transports wafers out of the cassette after the completion of cooling during the preheating of unprocessed wafers, the required time for a series of wafer transporting processes can be shortened by a wide margin compared to prior devices, and the effect of increasing the throughput can be obtained.

Brief description of the figures

Figures 1-5 show the construction of a semiconductor wafer processing device according to one application example of this invention; Figure 1 is a horizontal cross-sectional view of the main section; Figure 2 is a vertical cross-sectional view of the device along line (A-A) in Figure 1; Figure 3 is a vertical cross-sectional view of the device along line (A-B) in Figure 1; Figure 4 is a frontal cross-sectional view along line (C-C) in Figure 2; Figure 5 is a frontal cross-sectional view along line (D-D) in Figure 3; and Figure 6 is a vertical cross-sectional view showing a design example of a semiconductor wafer processing device used until now.

- 1 Processor reaction chamber
- 6, 26 Load-and-lock chamber (vacuum vessel)
- 7, 19 Vacuum gate valve
- 13 Cassette
- 14 Semiconductor wafer
- 15 Transport mechanism
- 16 Preheating zone
- 17 Cooling zone
- 18 Cassette chamber
- 22 Heating means
- 23 Wafer raising and lowering mechanism
- 24 Cooling stage (cooling means)




Figure 1

Ke <b>y:</b>	1	Processor reaction chamber
	7, 19	Vacuum gate valve
	13	Cassette
	15	Transport mechanism
	16	Preheating zone
	17	Cooling zone
	.18	Cassette chamber
	26	Load-and-lock chamber




Figure 2

Key: 1 Processor reaction cham	ber
7, 19 Vacuum gate valve	
13 Cassette	
14 Semiconductor wafer	
18 Cassette chamber	
22 Heating means	




Figure 3

- Key: 1 6 7 Processor reaction chamber
  - Load-and-lock chamber
  - Vacuum gate valve
  - Cooling stage 24




Figure 4

Key:	14	Semiconductor wafer
	-15	Transport mechanism
	16	Preheating zone
	22	Heating means
	23	Wafer-raising and lowering mechanism




Figure 5

Key:		Semiconductor wafer
-	15	Transport mechanism
	17	Cooling zone
	23	Wafer-raising and lowering mechanism
	24	Cooling stage




Figure 6

Key:		Processor reaction chamber
-	6	Load-and-lock chamber
	7	Vacuum gate valve

Cassette 13

Semiconductor wafer 14

## SEMICONDUCTOR WAFER PROCESSOR

## SEMICONDUCTOR WAFER PROCESSOR

Patent Number:

JP3136345

Publication date:

1991-06-11

Inventor(s):

YOSHIDA MAKOTO

Applicant(s):

FUJI ELECTRIC CO LTD

Requested Patent:

JP3136345

Application Number: JP19890275217 19891023

Priority Number(s):

IPC Classification:

H01L21/68

EC Classification:

EC Classification:

Equivalents:

JP2600399B2

### **Abstract**

PURPOSE:To enable a film in excellent quality and high throughput to be formed by a method wherein a carrier system to deliver a wafer is arranged in open state in a vacuum vessel wherein a cassette chamber containing a cassette loaded with semiconductor wafers is formed to be air-tightly coupled so that the wafer may be pre-heated to be cooled down after surface processing.

CONSTITUTION:A cassette 13 is contained in a cassette chamber 18 to be vacuumized. A vacuum sluice valve 19 is opened, a wafer 14 is taken out of the cassette 13 by a carrier system 15 in a load-lock chamber 26 do as to be delivered to a wafer lifting mechanism 23; after processing in a heating zone 16, the wafer 14 is carried to a process reaction chamber 1 to be delivered to a wafer holding mechanism 11. Any processed wafer 14 is carried to the chamber 26 so as to be cooled down by a cooling down means in a cooling down zone B. After the lifting mechanism 23 in the heating zone 16 is shifted to a specified position, the carrier system 15 receives the wafer 14 from the lifting mechanism 23 in the cooling down zone B so as to contain the wafer 14 in the cassette 13 in the cassette chamber 18. Accordingly, the cooled down wafer 14 can be carried to the cassette 13 during the preheating process.

⑪ 特 許 出 願 公 開

#### 平3-136345 ⑩ 公 開 特 許 公 報 (A)

@Int. Cl. 5

庁内整理番号 識別記号 Α

❸公開 平成3年(1991)6月11日

H 01 L 21/68

7454-5F

審査請求 未請求 請求項の数 1 (全7頁)

半導体ウエーハ処理装置 64発明の名称

> 頭 平1-275217 ②特

願 平1(1989)10月23日 22出

@発 明 者  $\mathbf{H}$ 吉

神奈川県川崎市川崎区田辺新田1番1号 富士電機株式会

社内

富士電機株式会社 勿出 願

弁理士 山口

神奈川県川崎市川崎区田辺新田1番1号

- 1. 発明の名称 半導体ウェーハ処理装置
- 2. 特許謝求の範囲

個代 理

1) 半導体ウェーハを1枚づつ表面処理する枚葉 処理方式の半導体ウェーへ処理装置であって、半 導体ゥェーハに装面処理が施されるプロセス反応 室に真空仕切り弁を介して速設された1つの真空 容器内に、表面処理前の半導体ウェーハを予備加 熱する加熱手段と,表面処理後の半導体ウエーハ を冷却する冷却手段と、半導体ウェーハを保持し て前進扱遊,上昇下降,水平旋回させる機能を持 ち該真空容器外部から該容器内へ表面処理前の半 導体ウェーハを取り込むとともに前記プロセス反 応室内のウェーハステージへ前記加熱手段による 予偏加熱後の半導体ウェーハを受け渡しする搬送 機構とが相互間の仕切りを設けることなく開放状 態に配設され、かつ該加熱手段と冷却手段とのそ れぞれ下方に、半導体ウエーハが戦置されて該半 導体ウェーハを上下方向に移動させるウエーハ上 下機構を備えるとともに該真空容器が加熱手段の

反搬送機構側に半導体ウェーハが装填されたカセ , トを収容するカセット室を気密に結合可能に形 成されていることを特徴とする半導体ウエーハ処 理委员。

3. 発明の詳細な説明

「産業上の利用分野〕

との発明は、半導体ウエーハ(以下単にウエー ハとも記す)に対し、ブラズマCVDなどによる 弾膜形成やエッチング等の表面処理をウエーハ 1 枚づつ順に行う枚葉処理方式の半導体ウェーへ処 理装置に関する。

〔従来の技術〕

この種半導体ウェーハ処理委蔵の従来の構成例 を第6図に示す。図において、1はブロセス反厄 室、2は導放管3を介してマイクロ放発振器とし てのマグォトロンもが接続され、かつ室の周域に 励磁コイル5が配備されたブラズマ生成室、6は プロセス反応室1に真空仕切弁7を介して降設さ れたロードロック室、8はロードロック室6と室 外とを仕切る真空仕切り弁、9、10はそれぞれブ

ロセス反応室 1 およびロードロック室 6 に接続した真空排気系、11 はブラズマ生成室 2 に対向してプロセス反応室 1 内に設置した例えば静電チャック 12 を装備のウェーハ保持機構、13 は複数枚の半導体ウェーハ14 を並置収容したカセットである。

かかる構成で、プロセス反応室1,プラズマ生成室2を真空排気しておき、プラズマ生成室2内へ目的に応じたプラズマ生成用原料のキャリアガスを外部から供給した状態でマグネトロン(で発振したマイクロ波を導波管3を通じて送り込み、かつ励田コイル5を通電して低場を与えることにより、プラズマ生成室内にECRプラズマが発生する。

これに先立ち、ウエーハは次配の搬送操作によってプロセス反応室1内に1枚送りこまれてウェーハ保持機構11に受け渡し保持される。すなわち、まず、ロードロック室6内にN2ガスを外部から図示されない管路を通じて導入し、室内を大気圧に復帰させる。次に真空仕切弁8を開き、搬送機構15が未処理ウエーハを収納したカセット13から

の処理操作が行われる。またカセット13内に収容されている全てのウェーハ14に付いて処理が済むと、再びロードロック室 6 の真空仕切り弁8を開放した上でカセット13を室外に搬出し、代わりに次のカセットを搬入して前記と同様な操作でウェーハ処理を行う。

## (発明が解決しようとする課題)

 ウェーハ14を1枚抜き取りロードロック室6内に搬入し旋回後プロセス反応室1方向を向いて待機する。ここでロードロック室6は真空排気系10により再び真空状態に保たれ、ロードロック室6の圧力がプロセス反応室1と同等な真空圧に達したところで、次に真空仕切り弁7を開き前記搬入し、室内のウェーハ保持機構11に受け渡すとともに真空仕切り弁7を再び閉じる。

この状態でプロセス反応室1内へ例えばシランガス等の成膜原料ガスを送り込みながら前述のようにECRプラズマを生成すると、このプラズマがプロセス反応室1内に押し出されて前記シランガスを活性化し、これにより発生した活性種の作用によりウェーハ14の表面にキャリアガスの種類によって異なるシリコン系の各種様膜が形成されることになる。

一方、所定のウエーハ処理が終了するとウエハ 14 は前記撮入操作と逆な順序でウエーハ保持機構 11 よりカセット13 に戻され、続いて次のウエーハ

この発明の目的は、これらの問題点を解決し、 スループットが向上した、 膜質の良好な成態が可能な半導体ウェーハ処理委**置を提供することであ**る。

〔課題を解決するための手段〕

上記課題を解決するために、この発明において は、半導体ウエーハを1枚づつ要面処理する枚葉 処理方式の半導体ウエーハ処理装置を、半導体ウ ェーハに表面処理が施されるブロセス反応室に真 望仕切り弁を介して連設された1つの真空容器内 に、表面処理前の半導体ウェーハを予備加熱する 加熱手段と、表面処理後の半導体ウェーハを冷却 する冷却手段と、半導体ウェーハを保持して前進 後退、上昇下降、水平旋回させる機能を持ち該真 空容器外部から該容器内へ表面処理前の半導体ウ エーハを取り込むとともに前記プロセス反応室内 のウエーハステージへ前記加熱手段による予備加 熱後の半導体ウェーハを受け渡しする撤送機構と が相互関の仕切りを設けることなく開放状態に配 設され、かつ欧加熱手段と冷却手段とのそれぞれ 下方に、半導体ウェーハが敷置されて該半導体ウ エーハを上下方向に移動させるウエーハ上下機構 を備えるとともに該真空容器が加熱手段の反搬送 機構側に半導体ウエーハが装填されたカセットを 収容するカセット室を気密に結合可能に形成され

 ている装置とするものとする。 (作用)

ます、作用の理解を容易にするために、前記手 段に従って構成される半導体ウエーハ処理接触の 操作手順につき説明する。

れる。次に搬送機構は再びカセット室からクエーハを 1 枚抜き取り加熱ゾーンのウエーハ上下機構に受け渡す。ここでウエーハ上下機構は加熱ゾーンの最適位置まで移動し、ウエーハを予備加熱して特機している。

加熱ソーンのウェーハ上下根標が所定の位置へ移動終了後撤送機構は冷却ソーンのウェーハ上下 機構からウェーハを受け取り、加熱ソーンのウェ ーハ上下機構の下を通り、カセット室内のカセッ トの取り出した位置と同じ位置へ収納する。

同様にして設定枚数分の処理が繰り返される。 このように、本発明の發度構成によれば、ウェール般送工程では、カセット室、ロードロック室、フロセス反応室が常に真空に保持されていて大気側に開放されることがなく、水分の吸着、不成ガスの吸着、および外部からの遅失の侵入が殆どなく室内が高清浄な状態に維持される。これによりフロセス反応室内に外部から塵埃等の異物が持ち込まれることが殆どなくなり、かつ予

第1図は本発明による半導体ウェーハ処理袋屋 構成の一実施例を示す平面図、第2図は第1図におけるAーA線に沿う袋匠の萩断面図、第3図は 第1図におけるAーB線に沿う袋匠の萩断面図で ある。また第4図、第5図はそれぞれ第2図、第 3図におけるCーC線、DーD線に沿う断面図で あり、第6図に対応する同一部材には同じ符号が 付してある。

一方、ウェーハ処理中に、搬送機構15は再びカセット13から前記と同様の手順でウェーハ14を1枚抜き取り、前記予備加熱ゾーン16のウェーハ上下機構23にウェーハを受け渡す。ここでウェーハの予備加熱が行われる。ウェーハを受け渡した搬送機構15はプロセス反応塞1を向いた状態で特機

次に上記構成による半導体ウェーへ処理装置に おけるウェーハの搬送,処理操作について順を追って説明する。

ます、カセット室18(第2図)を大気圧に復帰しカセット13を収納する。収納後真空排気系21に

次いで搬送機構15は、冷却ソーン17のウェーハ 上下機構23から冷却処理されたウェーハ14を受け取り、カセット13の取り出した位置と同じ位置へ、加熱ソーン16のウェーハ上下機構23のウェーハ台の下を通過して搬出、挿入する。 以後阿様にして設定枚数分の処理が繰り返される。

#### (発明の効果)

以上に述べたように、この発明においては、半 選体ウエーハを1枚づつ界面処理する枚葉処理方 式の半導体ウエーハ処理装置を、半導体ウエーハ に表面処理が施されるプロセス反応室に真空仕切 り弁を介して連設された1つの真空容器内に、 表 面処理前の半導体ウェームを予備加熱する加熱手 段と、表面処理後の半導体ウェーハを冷却する冷 却手段と、半導体ウエーハを保持して前進後退。 上昇下降。水平旋回させる機能を持ち該真空容器 外部から該容器内へ表面処理前の半導体ウエーハ を取り込むとともに前記プロセス反応室内のウェ ーハステージへ前記加熱手段による予備加熱後の 半導体ウェーハを受け渡しする搬送機構とが相互 間の仕切りを設けることなく開放状態に配設され、 かつ該加熱手段と冷却手段とのそれぞれ下方に、 半導体ウェーハが戦闘されて該半導体ヴェーハを 上下方向に移動させるウェーハ上下機構を備える

従来要 世と比べ 大幅 に短 縮 して 得 ることができ、 スループットが 向上する 効果が 得られる。

### 4. 図面の簡単な説明


第1図ないし第5図は本発明の一実施例による 半導体ウェーへ処理装置の構成を示し、第1図は 要部の機断面図、第2図は第1図におけるAーA 線に沿う装置の縦断面図、第3図は第1図におけるAーA 図におけるCーC線に沿う正面断面図、第5図は 第3図におけるDーD線に沿う正面断面図、第6 図は従来の半導体ウェーへ処理装置の構成例を示す縦断面図である。

1 … ブロセス反応室、 6,26 … ロードロック室 (真空容器)、 7,19 … 真空仕切り弁、 13 … カセ ット、 14 … 半導体 クエーハ、 15 … 搬送機構、 16 … 予備加熱 ソーン、 17 … 冷却 ソーン、 18 … カセ ット室、 22 … 加熱手段、 23 … ウエーハ上下機構、 24 … 冷却ステージ(冷却手段)。


代度人并度士 山 口





とともに該真空容器が加熱手段の反搬送機構側に 半導体ウエーハが要填されたカセットを収容する カセット電を気密に結合可能に形成されている毎 置としたので、ウェーハ搬送工程では、カセット 室, ロードロック室, ブロセス反応室が常に裏望 に保持されていて大気側に開放されることがなく、 水分の吸着、不純ガスの吸着、および外部からの 塵埃の侵入が殆どなく室内が高清浄な状態に維持 される。これによりプロセス反応室内との間でゥ エーハを受け渡しする過程でもプロセス反応室内 に外部から駆埃等の異物が持ち込まれることが殆 どなくなる。また、加熱手段による予備加熱によ りウェーハに吸溜された水分が除去された状態で **製面処理が行われるため、ウェーハに形成される 薄膜の膜質が向上し、かつ、この膜質を、最小限** の真空仕切り弁の開閉動作と、加熱手段、冷却手 段のそれぞれ下方に配されたウェーハ上下機構に より可能となる。未処理ウエーハ予備加熱中に冷 却終了のウェーハをカセットへ撤出する並列処理 とにより、一連のウェーハ搬送工程の所要時間を




第 1 图









第 4 因

第 5 図

